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A novel negative-resistance transistor (NRT) with a Lambda shaped I-V characteristic is demonstrated in the 0.5 μm standard 
CMOS process. To save on the number of component devices, this device does not use standard device models provided by 
CMOS processes, but changes a MOSFET and a BJT into a single device by fabricating them in the same n-well, with a p-type 
base layer as the MOSFET’s substrate. The NRT has a low valley current of 6.82 nA and a very high peak-to-valley current ratio 
of 3591. The peak current of the device is 24.49 A which is low enough to reduce the power consumption of the deivce, and the 
average value of its negative resistance is about 32 k. Unlike most negative-resistance devices which have been fabricated on 
compound semiconductor substrates in recent years, this novel NRT is based on a silicon substrate, compatible with mainstream 
CMOS technology. Our NRT dramatically reduces the number of devices, minimizing the area of the chip, has a low power con-
sumption and thus a further reduction in cost. 
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Negative-resistance transistors (NRTs) have been researched 
for nearly 100 years, and are types of devices with negative 
resistance characteristic, which means the slope of their I-V 
curve is negative in certain regions. NRTs have a vast po-
tential in many types of digital logic gates and memory cir-
cuits [1–3], such as the high-density static RAM made by 
Wu et al. in 1983 [4], the D flip-flop by Cheng and Duane in 
2006 [5], the static RAM by Chen et al. in 2009 [1] and the 
spin-torque-transfer (STT) magnetoresistive RAM made by 
Halupka et al. in 2010 [6], etc. More recently, there have 
been many other negative-resistance devices such as carbon 
nanotube negative-resistance devices [7], metal-insulator- 
metal diodes on insulating films [8,9], and the resonant tun-
neling diode which have attracted much attention and been 
demonstrated in III-V compound semiconductor substrates. 
However, these devices are not all compatible with stand-     
ard CMOS technology [10]. A demonstration based on 
CMOS technology would widen the application scope of the 
NRTs, but also reduce the processing difficulties and in-
crease their manufacture rate. Therefore, a suitable Si-based 
negative-resistance device compatible with the CMOS pro-
cess has become more and more interesting to circuit de-
signers.  
In this paper, a novel voltage-controlled NRT is present-
ed. This device is designed and fabricated by using of the 
standard 0.5 m CMOS process, mainly applied to digital 
logic circuits such as logic gates and RAMs. As is well 
known, the typical CMOS logic circuit is constructed by a 
number of MOS or BJT devices [11,12], for example a D 
flip-flop on CMOS technology is constructed using nearly 
20 MOSFETs. One BJT and two resonant tunneling diodes 
could also form a D flip-flop, but could only be realized in a 
compound process. Under these conditions the novel NRT 
is the best choice because it needs only two NRT devices to 
displace the 20 devices and still be compatible with CMOS 
technology, dramatically reducing the number of devices 
 Chen Y, et al.   Chin Sci Bull   March (2012) Vol.57 No.7 717 
and the area occupied. This characteristic is particularly 
evident when used in large-scale logic arrays [13]. The 
working current of the device is several tens of microam-
peres, which is quite low compared to most negative re-
sistance devices. There are types of negative resistance de-
vices that work under several milliamperes or more, such as 
silicon controlled rectifiers and voltage controlled oscilla-
tors. However, the device mentioned here is mainly used in 
digital logic circuits, where the smaller working currents 
result in lower power consumption, which is one of the 
most important parameters of the digital logic circuits. 
The equivalent circuit of an NRT is shown in Figure 1(a) 
which employs an n-channel depletion MOSFET and a lat-
eral pnp transistor [14]. There are three terminals in the 
NRT named the Base (B), Collector (C) and Emitter (E) 
terminals as shown in Figure 1(a). The source and substrate 
of the MOSFET are connected internally, working as the 
base terminal of the NRT. The drain of the MOSFET and 
base of the BJT are connected externally by metallization. 
The gate of the MOSFET and collector of the BJT are also 
connected externally by metallization, working as the col-
lector terminal of the NRT. The emitter of the BJT still 
works as the emitter of the NRT and is grounded. 
Both the base-emitter voltage (VBE) and collector-emitter 
voltage (VCE) of the NRT are fixed, with a negative bias 
voltage. The resistor Rc is used to modify the impedance of 
the device in the positive-resistance region. Figure 1(b) 
shows the basic structure of the NRT. Different from the 
common MOSFET and BJT structure of the standard 
CMOS process, the MOSFET is fabricated into the p-base 
layer which is typically the base region of an npn bipolar 
transistor. The p-base layer is also a p-type semiconductor  
 
Figure 1  (a) Electrical equivalent circuit of the NRT; (b) basic device 
structure of the NRT. 
material working as the substrate of the MOSFET. In this 
way the lateral pnp transistor and the MOSFET can both be 
fabricated into the same n-well, minimizing the total area of 
the NRT. Figure 2 shows the microphotograph of the NRT. 
The left part is the n-channel depletion MOSFET and the 
right part is the lateral pnp-BJT. To minimize the area oc-
cupied by the chip, the width to length ratio of the MOSFET 
gate is 20 m/2 m, the base area of the lateral pnp transis-
tor is 11.2 m2, the emitter and collector area of the lateral 
pnp transistor are both 15.4 m2, and the total size of the 
device is 21 m × 23 m. 
The typical ICE/VCE characteristic of the NRT is shown in 
Figure 3(a) which was measured using a Keithley 4200 in-
strument at room temperature. As analyzed previously, the 
input base voltage VBE and collector voltage VCE are both 
fixed with a negative bias. The VCE is from 0 to 1 V, with a 
0.02 V per step, while the VBE is from 0 to 2.5 V, with a 
0.1 V per step.  
It is well known that the negative resistance RN equals 
the derivative of VCE with respect to IC, i.e. RN=dVCE/dIC. RN 
is positive when the curve of the IC/VCE is upward, and it is 
negative when the curve is downward. However, the value 
of RN will not remain the same. The changes in RN depend 
on the changes in the slope of the curve. For example, in 
Figure 3(a), when VBE is 2.5 V, the curve of IC/VCE is 
marked by two dotted ellipses, which represent the Negative- 
Resistance Region I and Region II respectively. The peak 
value of ICE can be observed when VCE is around 180 mV. 
The average value of RN is the ratio of the difference be-
tween the peak and valley value of VCE divided by the dif-
ference between the peak and valley value of ICE [15]. When 
VBE is 2.5 V, the average value of RN is about 32 k. The 
figure shows that in Region I, the slope of the curve de-
creases as VCE increases. Therefore the negative resistance 
decreases as VCE increases; in Region II, the slope of the 
curve increases as VCE increases. Therefore the negative  
 
Figure 2  The device microphotograph enlarged 100 times showing the 
MOSFET and BJT in the same n-well. 
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Figure 3  (a) The ICE/VCE characteristic of NRT measured by Keithley 
4200 (both the input voltage VCE and input current ICE are negative, with 
the PVCR=3591); (b) the relationship of RN/VCE when VBE is 2.5 and 2.4 
V (There are only two curves because when VBE is less than 2.4 V, the 
value of RN is too high and cannot change along the variation tendency as 
these curves do) . 
resistance increases as VCE increases. The relationship of 
RN/VCE is shown in Figure 3(b). The variation tendencies of 
RN in the Negative-Resistance Region I and II confirm the 
preceding analysis about the slope. The value of VCE in the 
Negative-Resistance Region I and II is between 150 and 
240 mV. The value of RN drops dramatically when VBE is 
higher than 240 mV. 
The peak-to-valley current ratio is the ratio of the peak 
value of the current (IP) divided by the valley value of the 
current (IV) [15]. For example when VBE is 2.5 V, IP is 
24.49 A and when VCE is 180 mV, IV is 6.82 nA when 
VCE is 1 V. Therefore the PVCR is about 3591, and high  
enough for most digital logic circuits such as inverters and 
D flip-flops. The valley current is also an important param-
eter, which represents the value of the leakage current when 
the device is off. A 6.82 nA valley current is small enough 
for low power consumption. 
In conclusion, we have designed and fabricated a novel 
lambda NRT in the 0.5 m standard CMOS process. The  
equivalent circuit of the NRT is constructed using an 
n-channel depletion MOSFET and a lateral pnp-BJT. Both 
the devices are reconstructed into a single n-well and have 
the p-base layer as the substrate of the MOSFET, dramati-
cally reducing the number of devices and the area occupied 
on the chip. The NRT successfully achieved the negative 
resistance characteristic with a very low valley current of 
6.8217 nA and low power consumption. After analysis and 
calculation, the average value of RN is about 32 kΩ with a 
VBE of 2.5 V. The NRT has a relatively high PVCR of 
3591 and is compatible with standard CMOS technology. It 
has huge potential value in digital logic circuits and RAM 
applications. 
This work was supported by the National Natural Science Foundation of 
China (61036002). 
1 Chen S L, Griffin P B, Plummer J D. IEEE Trans Electron Dev, 2009, 
56: 634640 
2 Wu C Y, Lee C S. IEEE Electron Dev Lett, 1983, 4: 7880 
3 Wu C Y, Wu C Y, Sheng H D. IEEE Electron Device Lett, 1980, 1: 
8182 
4 Wu C Y, Liu Y F. IEEE J Solid State Circ, 1983, 18: 222224 
5 Cheng X, Duane R. Electron Lett, 2006, 42: 338390 
6 Halupka D, Huda S, Song W, et al. In: Laura C F, ed. IEEE Interna-
tional Solid-State Circuits Conference, 2010, February 711, San 
Francisco. Maine: Lisbon Falls, 2010. 256258 
7 Li Y F, Kaneko T, Hatakeyama R. J Appl Phys, 2009, 106: 124316 
8 Hickmott T W. J Appl Phys, 2008, 104: 103704 
9 Hickmott T W. J Appl Phys, 2009, 106: 103719 
10 Chung S Y, Jin N, Berger P R, et al. Appl Phys Lett, 2004, 84: 
26882690 
11 Wu C Y, Wu C Y. IEE Proc Solid State Electron Dev, 1981, 128: 
7380 
12 Russell D, Alan M, Ann C, et al. USA Patent, US 2001/0005327 A1, 
2001-06-28 
13 Rose G S, Stan M R. IEEE Trans Circ Syst Fund Theor Appl, 2007, 
54: 23802390 
14 Guo W L. Semicond Maga, 2005, 20: 3443 
15 Guo W L. Micronanoelectronic Technology, 2006, 12: 564571 
 
Open Access This article is distributed under the terms of the Creative Commons Attribution License which permits any use, distribution, and reproduction 
in any medium, provided the original author(s) and source are credited. 
